

Hidetoshi Onodera

其他

基本信息

姓名: Hidetoshi Onodera

所属院校: 京都大学

地区: Japan

年龄范围: 50岁以上

学科领域

微电子科学与工程

集成电路设计与集成系统

研究领域

超大规模集成电路设计

数字集成电路设计

微电子器件与制造

低功耗电路与能量管理

个人简介

Hidetoshi Onodera is a distinguished academic affiliated with Kyoto University. With a prolific research career spanning several decades, his work primarily focuses on integrated circuits, including contributions to operational-amplifier compilation, refractive-index measurement, and low-power circuit design. His publications have garnered significant attention, evidenced by over 4,500 citations and an h-index of 35. Onodera collaborates with notable co-authors such as Kazutoshi Kobayashi and Masanori Hashimoto. His research has been pivotal in advancing the fields of solid-state circuits and radiation-hardened electronics.


工作经历

Kyoto University

Kyoto Institute of Technology - Professor

Nagoya University - Professor

近年发表的论文



Approximation-Based System Implementation for Real-Time Minimum Energy Point Tracking over a Wide Operating Performance Region?

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Sonoda, Shoya; Shiomi, Jun; Onodera, Hidetoshi

被引用次数: 0

2023

Via-switch FPGA with transistor-free programmability enabling energy-efficient near-memory parallel computation

JAPANESE JOURNAL OF APPLIED PHYSICS

Hashimoto, Masanori; Bai, Xu; Banno, Naoki; Tada, Munehiro; Sakamoto, Toshitsugu; Yu, Jaehoon; Doi, Ryutaro; Onodera, Hidetoshi; Imagawa, Takashi; Ochi, Hiroyuki; Wakabayashi, Kazutoshi; Mitsuyama, Yukio; Sugibayashi, Tadahiko

被引用次数: 1

2022

Approximation-Based Implementation for a Minimum Energy Point Tracking Algorithm over a Wide Operating Performance Region

2022 IEEE 13TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS)

Sonoda, Shoya; Shiomi, Jun; Onodera, Hidetoshi

被引用次数: 0

2022

Evaluation Metrics for the Cost of Data Movement in Deep Neural Network Acceleration

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Xu, Hongjie; Shiomi, Jun; Onodera, Hidetoshi

被引用次数: 0

2021

A DLL-Based Body Bias Generator with Independent P-Well and N-Well Biasing for Minimum Energy Operation

IEICE TRANSACTIONS ON ELECTRONICS

Nagai, Kentaro; Shiomi, Jun; Onodera, Hidetoshi

被引用次数: 0

2021

Supply and Threshold Voltage Scaling for Minimum Energy Operation over aWide Operating Performance Region

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Sonoda, Shoya; Shiomi, Jun; Onodera, Hidetoshi

被引用次数: 1

2021

A Synthesis Method Based on Multi-Stage Optimization for Power-Efficient Integrated Optical Logic Circuits

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Matsuo, Ryosuke; Shiomi, Jun; Ishihara, Tohru; Onodera, Hidetoshi; Shinya, Akihiko; Notomi, Masaya

被引用次数: 2

2021

Tamper-Resistant Optical Logic Circuits Based on Integrated Nanophotonics

Design Automation Conference

Jun Shiomi; Shuya Kotsugi; Boyu Dong; Hidetoshi Onodera; Akihiko Shinya; Masaya Notomi

被引用次数: 0

2021

Tamper-Resistant Optical Logic Circuits Based on Integrated Nanophotonics

2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC)

Shiomi, Jun; Kotsugi, Shuya; Dong, Boyu; Onodera, Hidetoshi; Shinya, Akihiko; Notomi, Masaya

被引用次数: 1

2021

Design of a 45 Gb/s, 98 fJ/bit, 0.02 mm² Transimpedance Amplifier with Peaking-Dedicated Inductor in 65-nm CMOS

IEICE TRANSACTIONS ON ELECTRONICS

Tsuchiya, Akira; Hiratsuka, Akitaka; Tanaka, Kenji; Fukuyama, Hiroyuki; Miura, Naoki; Nosaka, Hideyuki; Onodera, Hidetoshi

被引用次数: 2

2020

A Design Method of a Cell-Based Amplifier for Body Bias Generation

IEICE TRANSACTIONS ON ELECTRONICS

Koyanagi, Takuya; Shiomi, Jun; Ishihara, Tohru; Onodera, Hidetoshi

被引用次数: 0

2019

Impact of On-Chip Inductor and Power-Delivery-Network Stacking on Signal and Power Integrity

IEICE TRANSACTIONS ON ELECTRONICS

Tsuchiya, Akira; Hiratsuka, Akitaka; Inoue, Toshiyuki; Kishine, Keiji; Onodera, Hidetoshi

被引用次数: 0

2019

On-Chip Cache Architecture Exploiting Hybrid Memory Structures for Near-Threshold Computing

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Xu, Hongjie; Shiomi, Jun; Ishihara, Tohru; Onodera, Hidetoshi

被引用次数: 0

2019

Methods for Reducing Power and Area of BDD-Based Optical Logic Circuits

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Matsuo, Ryosuke; Shiomi, Jun; Ishihara, Tohru; Onodera, Hidetoshi; Shinya, Akihiko; Notomi, Masaya

被引用次数: 3

2019

Area-efficient fully digital memory using minimum height standard cells for near-threshold voltage computing

INTEGRATION-THE VLSI JOURNAL

Shiomi, Jun; Ishihara, Tohru; Onodera, Hidetoshi

被引用次数: 4

2019

Low-Power Crossbar Switch With Two-Varistor Selected Complementary Atom Switch (2V-1CAS; Via-Switch) for Nonvolatile FPGA

IEEE TRANSACTIONS ON ELECTRON DEVICES

Banno, Naoki; Okamoto, Koichiro; Iguchi, Noriyuki; Ochi, Hiroyuki; Onodera, Hidetoshi; Hashimoto, Masanori; Sugibayashi, Tadahiko; Sakamoto, Toshitsugu; Tada, Munehiro

被引用次数: 7

2019

A temperature monitor circuit with small voltage sensitivity using a topology-reconfigurable ring oscillator

JAPANESE JOURNAL OF APPLIED PHYSICS

Kishimoto, Tadashi; Ishihara, Tohru; Onodera, Hidetoshi

被引用次数: 0

2018

Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS

Ochi, Hiroyuki; Yamaguchi, Kosei; Fujimoto, Tetsuaki; Hotate, Junshi; Kishimoto, Takashi; Higashi, Toshiki; Imagawa, Takashi; Doi, Ryutaro; Tada, Munehiro; Sugibayashi, Tadahiko; Takahashi, Wataru; Wakabayashi, Kazutoshi; Onodera, Hidetoshi; Mitsuyama, Yukio; Yu, Jaehoon; Hashimoto, Masanori

被引用次数: 9

2018

Sensor Signal Processing Using High-Level Synthesis With a Layered Architecture

IEEE EMBEDDED SYSTEMS LETTERS

Hihara, Hiroki; Iwasaki, Akira; Hashimoto, Masanori; Ochi, Hiroyuki; Mitsuyama, Yukio; Onodera, Hidetoshi; Kanbara, Hiroyuki; Wakabayashi, Kazutoshi; Sugibayashi, Tadahiko; Takenaka, Takashi; Hada, Hiromitsu; Tada, Munehiro; Miyamura, Makoto; Sakamoto, Toshitsugu

被引用次数: 1

2018

Design Methodology for Variation Tolerant D-Flip-Flop Using Regression Analysis

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Nishizawa, Shinichi; Onodera, Hidetoshi

被引用次数: 0

2018

A Minimum Energy Point Tracking Algorithm Based on Dynamic Voltage Scaling and Adaptive Body Biasing

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Hokimoto, Shu; Ishihara, Tohru; Onodera, Hidetoshi

被引用次数: 1

2017

A Necessary and Sufficient Condition of Supply and Threshold Voltages in CMOS Circuits for Minimum Energy Point Operation

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Shiomi, Jun; Ishihara, Tohru; Onodera, Hidetoshi

被引用次数: 3

2017

Statistical Analysis and Modeling of Random Telegraph Noise Based on Gate Delay Measurement

IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING

Islam, A. K. M. Mahfuzul; Nakai, Tatsuya; Onodera, Hidetoshi

被引用次数: 7

2017

Analytical Stability Modeling for CMOS Latches in Low Voltage Operation

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Kamakari, Tatsuya; Shiomi, Jun; Ishihara, Tohru; Onodera, Hidetoshi

被引用次数: 2

2016

Wide-Supply-Range All-Digital Leakage Variation Sensor for On-Chip Process and Temperature Monitoring

IEEE JOURNAL OF SOLID-STATE CIRCUITS

Islam, A. K. M. Mahfuzul; Shiomi, Jun; Ishihara, Tohru; Onodera, Hidetoshi

被引用次数: 36

2015

A Multi-Rate Burst-Mode CDR Using a GVCO With Symmetric Loops for Instantaneous Phase Locking in 65-nm CMOS

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS

Kishine, Keiji; Inaba, Hiromi; Inoue, Hiroshi; Nakamura, Makoto; Tsuchiya, Akira; Katsurai, Hiroaki; Onodera, Hidetoshi

被引用次数: 10

2015

A Forward/Reverse Body Bias Generator with Wide Supply-Range down to Threshold Voltage

IEICE TRANSACTIONS ON ELECTRONICS

Kamae, Norihiro; Tsuchiya, Akira; Onodera, Hidetoshi

被引用次数: 3

2015

Impact of Cell Distance and Well-contact Density on Neutron-induced Multiple Cell Upsets

IEICE TRANSACTIONS ON ELECTRONICS

Furuta, Jun; Kobayashi, Kazutoshi; Onodera, Hidetoshi

被引用次数: 1

2015

Statistical Timing Modeling Based on a Lognormal Distribution Model for Near-Threshold Circuit Optimization

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Shiomi, Jun; Ishihara, Tohru; Onodera, Hidetoshi

被引用次数: 3

2015

A Low-Power and Area-Efficient Radiation-Hard Redundant Flip-Flop, DICE ACFF, in a 65 nm Thin-BOX FD-SOI

IEEE TRANSACTIONS ON NUCLEAR SCIENCE

Kobayashi, K.; Kubota, K.; Masuda, M.; Manzawa, Y.; Furuta, J.; Kanda, S.; Onodera, H.

被引用次数: 57

2014

Dependence of Cell Distance and Well-Contact Density on MCU Rates by Device Simulations and Neutron Experiments in a 65-nm Bulk Process

IEEE TRANSACTIONS ON NUCLEAR SCIENCE

Zhang, Kuiyuan; Furuta, Jun; Kobayashi, Kazutoshi; Onodera, Hidetoshi

被引用次数: 11

2014

Radiation-Hardened PLL with a Switchable Dual Modular Redundancy Structure

IEICE TRANSACTIONS ON ELECTRONICS

Kim, SinNyoung; Tsuchiya, Akira; Onodera, Hidetoshi

被引用次数: 5

2014

Frequency-Independent Warning Detection Sequential for Dynamic Voltage and Frequency Scaling in ASICs

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS

Das, Bishnu Prasad; Onodera, Hidetoshi

被引用次数: 11

2014

Area-efficient reconfigurable ring oscillator for device and circuit level characterization of static and dynamic variations

JAPANESE JOURNAL OF APPLIED PHYSICS

Islam, A. K. M. Mahfuzul; Onodera, Hidetoshi

被引用次数: 5

2014

On-Chip Measurement of Rise/Fall Gate Delay Using Reconfigurable Ring Oscillator

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS

Das, Bishnu Prasad; Onodera, Hidetoshi

Reliability-Configurable Mixed-Grained Reconfigurable Array Supporting C-Based Design and Its Irradiation Testing

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Konoura, Hiroaki; Alnajjar, Dawood; Mitsuyama, Yukio; Shimada, Hajime; Kobayashi, Kazutoshi; Kanbara, Hiroyuki; Ochi, Hiroyuki; Imagawa, Takashi; Wakabayashi, Kazutoshi; Hashimoto, Masanori; Onoye, Takao; Onodera, Hidetoshi

被引用次数: 5

2014

A Body Bias Generator with Low Supply Voltage for Within-Die Variability Compensation

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Kamae, Norihiro; Tsuchiya, Akira; Onodera, Hidetoshi

被引用次数: 7

2014

Analysis of Radiation-Induced Clock-Perturbation in Phase-Locked Loop

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Kim, SinNyoung; Tsuchiya, Akira; Onodera, Hidetoshi

被引用次数: 2

2014

On-Chip Detection of Process Shift and Process Spread for Post-Silicon Diagnosis and Model-Hardware Correlation

IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS

Islam, A. K. M. Mahfuzul; Onodera, Hidetoshi

被引用次数: 9

2013

A 65 nm Low-Power Adaptive-Coupling Redundant Flip-Flop

IEEE TRANSACTIONS ON NUCLEAR SCIENCE

Masuda, Masaki; Kubota, Kanto; Yamamoto, Ryosuke; Furuta, Jun; Kobayashi, Kazutoshi; Onodera, Hidetoshi

被引用次数: 12

2013

Effects of Neutron-Induced Well Potential Perturbation for Multiple Cell Upset of Flip-Flops in 65 nm

IEEE TRANSACTIONS ON NUCLEAR SCIENCE

Furuta, Jun; Yamamoto, Ryosuke; Kobayashi, Kazutoshi; Onodera, Hidetoshi

被引用次数: 2

2013

Inhomogeneous Ring Oscillator for Within-Die Variability and RTN Characterization

IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING

Fujimoto, Shuuichi; Islam, A. K. M. Mahfuzul; Matsumoto, Takashi; Onodera, Hidetoshi

被引用次数: 23

2013

A Ring Oscillator With Calibration Circuit for On-Chip Measurement of Static IR-drop

IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING

Nishizawa, Shinichi; Onodera, Hidetoshi

被引用次数: 3

2013

Standard Cell Structure with Flexible P/N Well Boundaries for Near-Threshold Voltage Operation

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Nishizawa, Shinichi; Ishihara, Tohru; Onodera, Hidetoshi

被引用次数: 0

2013

A Radiation-Hard Redundant Flip-Flop to Suppress Multiple Cell Upset by Utilizing the Parasitic Bipolar Effect

IEICE TRANSACTIONS ON ELECTRONICS

Zhang, Kuiyuan; Furuta, Jun; Yamamoto, Ryosuke; Kobayashi, Kazutoshi; Onodera, Hidetoshi

被引用次数: 3

2013

Impact of Body-Biasing Technique on Random Telegraph Noise Induced Delay Fluctuation

JAPANESE JOURNAL OF APPLIED PHYSICS

Matsumoto, Takashi; Kobayashi, Kazutoshi; Onodera, Hidetoshi

被引用次数: 2

2013

Area-Effective Inductive Peaking with Interwoven Inductor for High-Speed Laser-Diode Driver for Optical Communication System

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Kuboki, Takeshi; Ohtomo, Yusuke; Tsuchiya, Akira; Kishine, Keiji; Onodera, Hidetoshi

被引用次数: 0

2012

Area-efficient reconfigurable-array-based oscillator for standard cell characterisation

IET CIRCUITS DEVICES & SYSTEMS

Das, B. P.; Onodera, H.

被引用次数: 4

2012

Variation-Sensitive Monitor Circuits for Estimation of Global Process Parameter Variation

IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING

Mahfuzul, Islam A. K. M.; Tsuchiya, Akira; Kobayashi, Kazutoshi; Onodera, Hidetoshi

被引用次数: 44

2012

Multicore Large-Scale Integration Lifetime Extension by Negative Bias Temperature Instability Recovery-Based Self-Healing

JAPANESE JOURNAL OF APPLIED PHYSICS

Matsumoto, Takashi; Makino, Hiroaki; Kobayashi, Kazutoshi; Onodera, Hidetoshi

被引用次数: 3

2012

A 65 nm Complementary Metal-Oxide-Semiconductor 400 ns Measurement Delay Negative-Bias-Temperature-Instability Recovery Sensor with Minimum Assist Circuit

JAPANESE JOURNAL OF APPLIED PHYSICS

Matsumoto, Takashi; Makino, Hiroaki; Kobayashi, Kazutoshi; Onodera, Hidetoshi

被引用次数: 5

2011

Variation-Tolerance of a 65-nm Error-Hardened Dual-Modular-Redundancy Flip-Flop Measured by Shift-Register-Based Monitor Structures

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Hamanaka, Chikara; Yamamoto, Ryosuke; Furuta, Jun; Kubota, Kanto; Kobayashi, Kazutoshi; Onodera, Hidetoshi

被引用次数: 4

2011

An Area-Efficient 65 nm Radiation-Hard Dual-Modular Flip-Flop to Avoid Multiple Cell Upsets

IEEE TRANSACTIONS ON NUCLEAR SCIENCE

Yamamoto, Ryosuke; Hamanaka, Chikara; Furuta, Jun; Kobayashi, Kazutoshi; Onodera, Hidetoshi

被引用次数: 59

2011

An Area/Delay Efficient Dual-Modular Flip-Flop with Higher SEU/SET Immunity

IEICE TRANSACTIONS ON ELECTRONICS

Furuta, Jun; Kobayashi, Kazutoshi; Onodera, Hidetoshi

被引用次数: 5

2010

Statistical Gate Delay Model for Multiple Input Switching

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Fukuoka, Takayuki; Tsuchiya, Akira; Onodera, Hidetoshi

被引用次数: 0

2009

Analytical model of static noise margin in CMOS SRAM for variation consideration

IEICE TRANSACTIONS ON ELECTRONICS

Shinohara, Hirofumi; Nii, Koji; Onodera, Hidetoshi

被引用次数: 0

2008

Timing analysis considering temporal supply voltage fluctuation

IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS

Hashimoto, Masanori; Yamaguchi, Junji; Sato, Takashi; Onodera, Hidetoshi

被引用次数: 4

2008

Patterned Floating Dummy Fill for On-Chip Spiral Inductor Considering the Effect of Dummy Fill

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES

Tsuchiya, Akira; Onodera, Hidetoshi

被引用次数: 21

2008

Optimal termination of on-chip transmission-lines for high-speed signaling

IEICE TRANSACTIONS ON ELECTRONICS

Tsuchiya, Akira; Hashimoto, Masanori; Onodera, Hidetoshi

被引用次数: 11

2007

Timing analysis considering spatial power/ground level variation

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Hashimoto, Masanori; Yamaguchi, Junji; Onodera, Hidetoshi

被引用次数: 0

2007

Manufacturability-aware design of standard cells

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Muta, Hirokazu; Onodera, Hidetoshi

被引用次数: 13

2007

A 90 nm LUT array for speed and yield enhancement by utilizing within-die delay variations

IEICE TRANSACTIONS ON ELECTRONICS

Katsuki, Kazuya; Kotani, Manabu; Kobayashi, Kazutoshi; Onodera, Hidetoshi

被引用次数: 2

2007

Low-power design of CML driver for on-chip transmission-lines using impedance-unmatched driver

IEICE TRANSACTIONS ON ELECTRONICS

Kuboki, Takeshi; Tsuchiya, Akira; Onodera, Hidetoshi

被引用次数: 5

2007

Special section on VLSI design and CAD algorithms

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Onodera, Hidetoshi

被引用次数: 0

2006

Si-substrate modeling toward substrate-aware interconnect resistance and inductance extraction in SoC design

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Kanamoto, Toshiki; Ikeda, Tatsuhiko; Tsuchiya, Akira; Onodera, Hidetoshi; Hashimoto, Masanori

被引用次数: 1

2006

Interconnect RL extraction based on transfer characteristics of transmission-line

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Tsuchiya, Akira; Hashimoto, Masanori; Onodera, Hidetoshi

被引用次数: 0

2006

A leakage reduction scheme for sleep transistors with decoupling capacitors in the deep submicron era

IEICE TRANSACTIONS ON ELECTRONICS

Kobayashi, Kazutoshi; Higuchi, Akihiko; Onodera, Hidetoshi

被引用次数: 1

2006

Alternate self-shielding for high-speed and reliable on-chip global interconnect

IEICE TRANSACTIONS ON ELECTRONICS

Yuyama, Y; Tsuchiya, A; Kobayashi, K; Onodera, H

被引用次数: 0

2006

Variability: Modeling and its impact on design

IEICE TRANSACTIONS ON ELECTRONICS

Onodera, H

被引用次数: 37

2006

Acquisition-time estimation for over 10 Gbit/s clock and data recovery ICs

ELECTRONICS LETTERS

Kishine, K; Onodera, H

被引用次数: 0

2005

Performance limitation of on-chip global interconnects for high-speed signaling

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Tsuchiya, A; Hashimoto, M; Onodera, H

被引用次数: 7

2005

A resource-shared VLIW processor for low-power on-chip multiprocessing in the nanometer era

IEICE TRANSACTIONS ON ELECTRONICS

Kobayashi, K; Aramoto, M; Onodera, H

被引用次数: 0

2005

A performance prediction of clock generation PLLs: A ring oscillator based PLL and an LC oscillator based PLL

IEICE TRANSACTIONS ON ELECTRONICS

Miyazaki, T; Hashimoto, M; Onodera, H

被引用次数: 9

2005

Effects of on-chip inductance on power distribution grid

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Muramatsu, A; Hashimoto, M; Onodera, H

被引用次数: 10

2005

Statistical analysis of clock skew variation in H-tree structure

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Hashimoto, M; Yamamoto, T; Onodera, H

被引用次数: 4

2005

Successive pad assignment for minimizing supply voltage drop

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Sato, T; Hashimoto, M; Onodera, H

被引用次数: 0

2005

Design optimization methodology for on-chip spiral inductors

IEICE TRANSACTIONS ON ELECTRONICS

Okada, K; Hoshino, H; Onodera, H

被引用次数: 1

2004

Instruction-level power estimation method by considering hamming distance of registers

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Higuchi, A; Kobayashi, K; Onodera, H

被引用次数: 0

2004

A comprehensive simulation and test environment for prototype VLSI verification

IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS

Kobayashi, K; Onodera, H

被引用次数: 0

2004

An efficient motion estimation algorithm using a gyro sensor

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Kobayashi, K; Nakanishi, R; Onodera, H

被引用次数: 0

2004

Crosstalk noise optimization by post-layout transistor sizing

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Hashimoto, M; Onodera, H

被引用次数: 1

2004

Realistic delay calculation based on measured intra-chip and inter-chip variabilities with the size dependence

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Okada, K; Onodera, H

被引用次数: 1

2003

Experimental study on cell-base high-performance datapath design

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Hashimoto, M; Hayashi, Y; Onodera, H

被引用次数: 0

2003

Crosstalk noise estimation for generic RC trees

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Hashimoto, M; Takahashi, M; Onodera, H

被引用次数: 3

2003

Statistical gate-delay modeling with intra-gate variability

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Okada, K; Yamaoka, K; Onodera, H

被引用次数: 0

2003

A low-power high-performance vector-pipeline DSP for low-rate videophones

IEICE TRANSACTIONS ON ELECTRONICS

Kobayashi, K; Eguchi, M; Iwahashi, T; Shibayama, T; Li, X; Takai, K; Onodera, H

被引用次数: 3

2001

A hierarchical statistical optimization method driven by constraint generation based on Mahalanobis' distance

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Fujita, T; Onodera, H

被引用次数: 0

2001

A dynamically phase adjusting PLL for improvement of lock-up performance

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Yasuda, T; Fujita, H; Onodera, H

被引用次数: 0

2001

Statistical modeling of device characteristics with systematic variability

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Okada, K; Onodera, H

被引用次数: 4

2001

Layout dependent matching analysis of CMOS circuits

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING

Okada, K; Onodera, H; Tamaru, K

被引用次数: 8

2000

Architecture and performance evaluation of a new functional memory: Functional memory for addition

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Kobayashi, K; Yamaoka, M; Kobayashi, Y; Onodera, H; Tamaru, K

被引用次数: 0

2000

A performance optimization method by gate resizing based on statistical static timing analysis

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Hashimoto, M; Onodera, H

被引用次数: 11

2000

A method for linking process-level variability to system performances

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Fujita, T; Onodera, H

被引用次数: 4

2000

A power and delay optimization method using input reordering in cell-based CMOS circuits

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Hashimoto, M; Onodera, H; Tamaru, K

被引用次数: 2

1999

A real-time low-rate video compression algorithm using multi-stage hierarchical vector quantization

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Kobayashi, K; Terada, K; Onodera, H; Tamaru, K

被引用次数: 3

1999

Layout dependent matching analysis of CMOS circuits

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Okada, K; Onodera, H; Tamaru, K

被引用次数: 3

1999

Memory based architecture and its implementation scheme named bit-parallel block-parallel functional memory type parallel processor BPBP FMPP

COMPUTERS & ELECTRICAL ENGINEERING

Tamaru, K; Kobayashi, K; Onodera, H

被引用次数: 2

1998

Estimation of short-circuit power dissipation for static CMOS gates

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

Hirata, A; Onodera, H; Tamaru, K

被引用次数: 151996

MODEL-ADAPTABLE PARAMETER EXTRACTION SYSTEM FOR MOSFET MODELS

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES

KONDO, M; MORIE, T; ONODERA, H; TAMARU, K

被引用次数: 01995

学术合作



Masanori Hashimoto	合作次数: 4
京都大学	
Hashimoto, Masanori	合作次数: 2
京都大学	
IWASAKI Akira	合作次数: 1
东京大学	
Sato, Takashi	合作次数: 1

